



4x4 Gigabit Switch




FIG. 2

Uplink E 1 Œ, Gigabit PHY ~302b Memory(16M) compatible) Gigabit Ethemet (Lucent LU5M31 Gigabit Port Controller MAC Packet □ Gigabit Up-linking CPU Address Lookup Switching Layer 2/3/4 Memory(8M) Controller Logic Lookup Logic Reset Octal Fast Port Controller Address Lookup Lookup Generator Layer 2/3/4 Switching Controller Memory Clock Logic Memory **Packet** 10/100M Ethernet 8 ports MAC LED 302a~ AHA Dano ←► Quad PHY 10/100M 10/100M 300 L <u>P7</u> ★ <u>T</u>

FIG. 3

1




FIG. 4





FIG. 5








FIG. 7








FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17






FIG. 18









FIG. 21



	2302	\											
		32	0	0	0	0	0	0	0	0	1		
		31	0	0	0	0	0	0	0	0	1		
		99	0	0	0	0	0	0	0	0	1		
		53	0	0	0	0	0	0	0	0	1		
		78	0	0	0	0	0	0	0	0	1		
		27	0	0	0	0	0	0	0	0]		
		79	0	0	0	0	0	0	0	0			
		25	0	0	0	0	0	0	0	0]		
		24	0	0	0	0	0	0	0	0			
		23	<u> </u>	0	0	0	0	0	0	0			
		22	<u> </u>	0	0	0	0	0	0	0			
щ		21	<u> </u>	0	0	0	0	0	0	0			
SF1 SWITCHING TABLE		20	0	0	0	0	0	0	0	0	ļ		
7		19	0	0	0	0	0	0	0	0			_
9	DEVICE PORT	18	0	0	0	0	0	0	0	0			
壹	E P(4.	0	0	0	0	0	0	0	0	ļ		•
2	N N	16	0	0	0	0	0	0	<u> </u>	-			
\overline{N}	DE	5	0	0	0	0	0	0	_	+			Ī
S		4	0	0	0	0	0	0	-	-			_
Ж		13	0	0	0	0	0	0	-	-			
0,		12	0	0	0	0	0	0	1	_			
		£	0	0	0	0	0	0	1	1	l		
		5	0	0	0	0	1	1	0	0	ĺ		
		60	0	0	0	0	1	1	0	0			
		8	0.	0	0	0	1	7	0	0			
		07	0	0	0	0	1	1	0	0	l		
		90	0	0	0	0	1	7	0	0			
		05	0	0	0	0	1	-	0	0			
		8	0	0	0	1	0	0	0	0			
		03	0	0	1	0	0	0	0	0	į		
^		05	0	1	0	0	0	0	0	0			
١	A	6	_	0	0	0	0	0	0	0			
230	<i>-</i>		1,1	2/1	3/1				7/1	8/1	1		304
	٠				1	OB.	SE E	•					7

SF2 SWITCHING TABLE

2302												
7	*		т	_	T	т		т	_	1		
	32	<u> </u>	0	0	0	0	0	<u> °</u>	0	4		
	3	L	0	0	0	0	0	<u> °</u>	0			
	8	0	0	0	0	0	0	<u> </u>	0		,	
	23	0	0	0	0	0	<u> </u>	0	0			
	78	<u> </u>	0	0	0	0	0	0	0]		
	27	L	0	0	0	0	0	0	0			
	26	0	0	0	0	0	0	0	0			
	25	0	0	0	0	0	0	0	0]		
	24	0	0	0	0	0	0	0	0	[
	23	0	0	0	0	0	0	0	0			
	22	0	0	0	0	0	0	0	0			
	21	0	0	0	0	0	0	0	0			
	20	0	0	0	0	0	0	0	0			
	6	0	0	0	0	0	0	0	0			
R	8	0	0	0	0	0	0	0	0			7
9	17	0	0	0	0	0	0	0	0			
DEVICE PORT	16	-	-	0	0	0	0	0	0			בוכ א
DEV	5	-	1	0	0	0	0	0	0			ì
	4	0	0	0	0	0	0	1	1			
	13	0	0	0	0	0	0	1	1			
	12	0	0	0	0	0	0	1	1			
	7	0	0	0	0	0	0	1	1	İ		
	10	0	0	0	0	0	0	1	1			
	60	0	0	0	0	0	0	1	1			
	80	-0	0	0	0	0	-	0	0			
	20	0	0	0	0	1	0	0	0			
	90	0	0	0	1	0	0	0	0			
	92	0	0	1	0	0	0	0	0			
	8	-	1	0	0	0	0	0	0			
	83	1	1	0	0	0	0	0	0			
	05	1	_	0	0	0	0	0	0			
	5	1	-	0	0	0	0	0	0			
ᄼ			<u> </u>		<u> </u>							
		1/2	2/2	3/2	4/2	2/5	7/9	7/2	8/2	7		4
				1	OB.	3F F	;				_	230

FIG. 24

	2302	7											
		32	0	0	0	0	0	0	0	0			
		3	0	0	0	0	0	0	0	0			
		8	0	0	0	0	0	0	0	0			
		53	-	0	0	0	0	0	0	0	1		
		28	0	0	0	0	0	0	0	0			
		27	0	0	0	0	0	0	0	0			
		56	0	0	0	0	0	0	0	0			
		22	0	0	0	0	0	0	0	0	İ		
		24	0	0	.0	0	0	0	0	0			
		23	0	0	0	0	0	0	0	0			
		22	0	0	0	0	0	0	0	0			
ш		73	0	0	0	0	0	0	0	0			
BLI		20	0	0	0	0	0	0	0	0			
SF3 SWITCHING TABLE		19	0	0	0	0	0	0	0	0			
<u>ত</u>	ÄT	8	0	0	0	0	0	0	0	0			コロ シロ
\neq	9	17	0	0	0	0	0	0	0	0			•
$\dot{\Sigma}$	DEVICE PORT	16	0	1	0	0	0	0	0	0			C
\	DE	5	-	0	0	0	0	0	0	0			ī
S		4	0	0	0	0	0	0	0	_			
F3		13	0	0	0	0	0	0	1	0			
0)		12	0	0	0	0	1	1	0	0			
		Ξ	0	0	0	0	1	1	0	0			
		6	0	0	0	0	1	1	0	0			
		60	0	0	0	0	1	1	0	0			
		8	0 -	0	0	0	1	1	0	0			
		07	0	0	0	0	1	1	0	0			
		9	0	0	1	1	0	0	0	0			
		02	0	0	1	1	0	0	0	0			
		8	0	0	1	1	0	0	0	0			
		83	0	0	1	1	0	0	0	0			
		8	0	0	1	1	0	0	0	0			
	1	01	0	0	1	1	0	0	0	0			
250(U*	'	1/3	2/3	3/3	4/3	5/3	6/3	7/3	8/3			2304
					1	OE.	러 크8	3				ć	7

FIG. 25

	2302												
		32 ∢	6	0	0	0	0	0	0	0	1		
		33	-	0	0	0	0	0	0	0			
		9	6	0	0	0	0	0	0	0	İ		
		29	0	0	0	0	0	0	0	0	·		
		28 2	0	0	0	0	0	0	0	0	İ		
		27 2	-	0	0	0	0	0	0	0	ŀ		~
		26 2	0	0	0	0	0	0	0	0			
		25 2	6	0	0	0	0	0	0	0			
		24 2	 	0	0	0	6	0	0	0			
		23	0	0	0	0	0	0	0	0			
		75	0	0	0	0	0	-	0	0			
		21 .	0	0	0	0	0	0	0	0			
Щ		20	0	0	0	0	0	0	0	0			
AB		19	0	0	0	0	0	0	0	0			
SF4 SWITCHING TABLE	H	18	0	0	0	0	0	0	0	0			٧
ž	POF	17 ,	0	0	0	0	0	0	0	0			
끙	GE	16 1	<u> </u>	1	0 (0	0	0	0	0		4	, [
)	DEVICE PORT	15	-	1	0	0	0	0	0	0			3C 11
S		4	-	1	0	0	0	0	0	0			L
4		13	1	1	0	0 -	0	0	0	0			
S		12	0	0	0	0	0	0	0 (1			
		=	0	0	0	0	0	0	1 (0			
•		5	0	0	0	0	0	1	0	0			
		69	0	0	0	0	1	0	0	0			
		80	<u> </u>	0	1	1	0	0	0	0			
		04 (0	0	1	1	0	0	0	0			
		90	0	0	1	+	0	0	0	0			
		02 (0	0	_		0	0	0	0			
		20	0	0	1	1	0	0	0	0			
		03	0	0	1	-	0	0	0	0			
		05 (1	1 (0	0	0	0	0	0			
/	1	01 0		_	0	0	0	0	0 (0			
6	A	3									1		
26			1/4	2/4					7/4	8/4		304	5
					T	OE.	3 4 S	3				Ċ	J




FiG. 27




FIG. 28





FIG. 29








FIG. 31

served.




FIG. 32





FIG. 33






FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39




FIG. 40




FIG. 41




FIG. 42

Sufficient access size = 2RT (bit)

to care for variable size packets




FIG. 43